Analysis of on-off current ratio in asymmetrical junctionless double gate MOSFET using high-k dielectric materials by Jung, Hakkee & Kim, Byungon
International Journal of Electrical and Computer Engineering (IJECE) 
Vol. 11, No. 5, October 2021, pp. 3882~3889 
ISSN: 2088-8708, DOI: 10.11591/ijece.v11i5.pp3882-3889      3882 
  
Journal homepage: http://ijece.iaescore.com 
Analysis of on-off current ratio in asymmetrical junctionless 
double gate MOSFET using high-k dielectric materials 
 
 
Hakkee Jung, Byungon Kim 
Department of Electronic Engineering, Kunsan National University, South Korea 
 
 
Article Info  ABSTRACT  
Article history: 
Received Jul 27, 2020 
Revised Apr 2, 2021 
Accepted Apr 15, 2021 
 
 The variation of the on-off current ratio is investigated when the 
asymmetrical junctionless double gate MOSFET is fabricated as a SiO2/high-
k dielectric stacked gate oxide. The high dielectric materials have the 
advantage of reducing the short channel effect, but the rise of gate parasitic 
current due to the reduction of the band offset and the poor interface property 
with silicon has become a problem. To overcome this disadvantage, a stacked 
oxide film is used. The potential distributions are obtained from the Poission 
equation, and the threshold voltage is calculated from the second derivative 
method to obtain the on-current. As a result, this model agrees with the 
results from other papers. The on-off current ratio increases as the 
permittivity of the high dielectric material increases, but that is saturated at 
the relative permittivity of 20 or more. The on-off current ratio is in 
proportion to the arithmetic average of the upper and lower high dielectric 
material thicknesses. The on-off current ratio of 104 or less is shown for 
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Recently, transistors used in system and memory semiconductors form a three-dimensional 
structure. The most commonly used transistor is the FinFET structure, which has three gates formed around 
the channel to more effectively control the charges in the channel. Three-dimensional transistors have been 
studied in various forms such as not only FinFET structure but also double gate (DG) structure and 
cylindrical structure [1]-[5]. In particular, the double gate structure is developing the junctionless 
accumulation type, doping the source, drain and the channel equally as well as the junction-based inversion 
type [6]-[10]. It is reported that the process is easier and the short channel effects are reduced further in the 
junctionless accumulation type than the inversion type DGMOSFET [11]-[13]. Scaling not only increases 
channel doping but also greatly reduces the gate oxide thickness. In general, a problem of increasing the gate 
parasitic current from quantum-mechanical tunneling has been proposed when the thickness of SiO2 used as a 
gate oxide film decreases [14]-[15]. As described above, the gate parasitic current increases due to the 
decreasing in the gate oxide thickness. To solve this problem, an oxide film with a high permittivity is being 
used. A thicker thickness can be used in a high permittivity oxide than SiO2 since the EOT is increased to 
maintain the same gate capacitance. Thus, the oxidation process will be very easy. However, dielectric 
materials with high permittivity have difficulty in forming good interface with the silicon channel and have 
smaller band gaps than SiO2, causing another problem [16]. To solve this problem, researches are being made 
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to stack SiO2 and high permittivity materials [17]-[20]. In this case, not only the interface with the silicon 
channel is excellent but also the band-offset between silicon and the high permittivity materials can be 
increased [21]. Increasing the band offset is an important factor in reducing the gate parasitic current. 
In this paper, we analyze the on-off current ratio of the asymmetrical junctionless double gate 
(JLDG) MOSFET having stacked gate oxide film using high-k dielectric materials and SiO2. The on-off 
current ratio is used as a measure of the parasitic current in the subthreshold region and is an important short 
channel effect [22]-[24]. Amin et al. analyzed the gate tunneling currents in the symmetrical junctionless 
DGMOSFETs using SiO2/high-k stacked gate oxide films [25]. Priya et al. presented the subthreshold swing 
of the junctionless DGMOSFET when the dielectric materials of gate oxide films were SiO2, Al2O3, Y2O3, 
HfO2/ZrO2, La2O3, and TiO2 with the relative permittivities of from 3.9 to 80 [26]. In this paper, we analyze 
the on-off current ratio according to channel dimension, oxide thickness, and permittivity of oxide film for 
the junctionless DGMOSFET with stacked gate oxide, using potential distribution model that can be used in 
symmetrical as well as asymmetrical JLDG MOSFET. For this purpose, the potential distribution model 
presented by Ding et al. for the asymmetrical DGMOSFET is revised to be applied to the asymmetrical 
JLDG MOSFET [27]. The on-off current ratio will be analyzed when the permittivities of stacked upper and 
lower gate oxides are different, using the threshold voltage model suggested. 
 
 
2. THE ON-OFF CURRENT AND THRESHOLD VOLTAGE OF THE ASYMMETRICAL JLDG 
MOSFET 
Figure 1 shows a cross-sectional view of the asymmetrical JLDG MOSFET. The cannel as well as 
the source/drain is heavily doped with n+, and the gate metal is p+ polysilicon. A εSiO2 is a permittivity of SiO2 
used to maintain the excellence and band-offset of the interface with silicon channel, and a thickness is 1 nm. 
The ε1=k1ε0 and tox1 represent the permittivity and the upper gate oxide thickness with the relative 
permittivity k1, respectively, and the ε2=k2ε0 and tox2 represent the permittivity and the lower gate oxide 
thickness with the relative permittivity k2, respectively. The relative permittivity are simulated for the range 
of between 3.9 and 80. These ranges are the relative permittivities of generally used dielectric materials such 
as SiO2, Al2O3, Y2O3, HfO2/ZrO2, La2O3, and TiO2. Vgt and Vgb are applied to the upper and lower gate 
contacts, respectively, and Vs is the voltage applied at the source and Vd at the drain voltage. To obtain the 
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Where εsi is the permittivity of silicon, and Nd is channel doping concentration. Boundary conditions required 
when solving (1) are indicated in the references [27]. As a result, the potential distribution is as in (2): 
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where the constant Cn and Dn denoted in reference [28]. 
The on-current is the drain current corresponding to the threshold voltage and off-current is the 
drain current at Vgt=Vgb=0 V. To calculate the threshold voltage by the second derivative (SD) method [29] in 




































where k, T, ni, μn and W are Boltzmann's constant, absolute temperature, the intrinsic electron concentration, 
the electron mobility, and a channel width, respectively.  
The relationship between the drain current and gate voltage, the threshold voltage obtained using the 
SD method, and the corresponding ratio of on-off current, Ion/Ioff, are shown in Figures 2(a) and 2(b). Figure 2 
is the results in the case of the channel length 20 nm, silicon thickness 10 nm and tox1=tox2=tSiO2=1 nm. Also, 
the case of the relative permittivity of k1=k2=3.9 for the upper and lower gate oxide films is compared with 
that of the asymmetrical structure having the relative permittivity of k1=9 for the high-k upper gate oxide and 





Figure 2. The relationship between the drain current and gate voltage; (a) extractions of Ion/Ioff ratio and  
(b) threshold voltages derived from SD method when the parameters are the relative permittivities of the 
upper and lower oxides  
 
 
As shown in Figure 2(b), the threshold voltage defines as the peak of the second derivative derived 
from the drain current-gate voltage relationship extracted by (3). The drain current at the corresponding 
threshold voltage is extracted from Figure 2(a). In addition, the current at Vgt=Vgb=0 V is extracted to 
determine the on-off current ratio. As known in Figure 2(a), the threshold voltage increases from 0.54 V to 
0.72 V, and the on-off current ratio increases about 450 times from 2.8×104 to 1.27×107 when the relative 
permittivities of the upper and lower gate oxide increase from k1=k2=3.9 to k1=9 and k2=25. It can be found 
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that the increasing of power dissipation due to the increase in the threshold voltage can not only be offset by 
the increase in the on-off current ratio but also can be greatly reduced. In this paper, we observe the change 
of the on-off current ratio due to the change of channel dimension, the upper and lower oxide thickness and, 
the relative permittivities of the upper and lower oxides through this calculation process. 
 
 
3. THE ON-OFF CURRENT RATIO OF THE ASYMMETRICAL JLDG MOSFET 
To demonstrate the validity of this method, the on-off current ratios are compared with those of the 
published paper [17] in Figure 3. It can be seen that it agree well with the model of Islam et al. [17], which 
has fixed relative permittivities of k1=7 and k2=20, respectively. It was found that the on-off current ratio is 
greatly increasing as compared with the case of only using SiO2 as the upper and lower gate oxide films. 









Figures 4(a) and 4(b) indicate the changes in the on-off current ratio in the case of using SiO2, 
Al2O3, Y2O3, HfO2/ZrO2, La2O3, and TiO2 as the high-k upper and lower gate oxide films. This is the case of 
fixing the upper and lower gate oxide film thickness with tox1=tox2=1 nm. As found in Figure 4(a), the on-off 
current ratio increases as the relative permittivity of the high-k upper and lower gate oxide films increases. 
Figure 4(a) shows the same result even when the relative permittivities of the upper and lower gate oxides are 
interchanged. 
In Figure 4(a), the dots are the case where the relative permittivities of the upper and lower gate 
oxides are equal. In other words, it is the case that a DGMOSFET has a symmetrical structure. Compared to 
the case of the symmetrical structure, the on-off current ratio is increasing when the relative permittivity is 
high at either the upper or the lower. It can also be observed that the on-off current ratio saturates as the 
relative permittivity increases. 
Namely, it is observed that the increasing rate of the on-off current ratio is significantly decreased 
when anyone among the relative permittivities of the high-k upper and lower gate oxides is 20 or more. The 
on-off current ratio is shown in Figure 4(b) according to the channel length for the symmetrical JLDG 
MOSFET having the equal structure of the upper and lower gate oxides. As shown in Figure 4(b), as the 
channel length decreases, the short channel effect is observed while the on-off current ratio decreases 
significantly. As described above, the on-off current ratio is saturated when the relative permittivity is 20 or 
more. Especially, the on-off current ratio is around 104 at the channel length 20 nm in the case of SiO2 but 
increases to around 108 in the case of TiO2. Therefore, the use of SiO2 can be pointed out as a big problem in 
terms of the on-off current ratio as the channel length reduces. 
In addition to the channel length, the silicon thickness also affects the short channel effect. The 
change of the on-off current ratio with the change of silicon thickness is shown in Figure 5(a). As the silicon 
thickness is increased, the short-channel effect occurs seriously and the on-off current ratio decreases rapidly 
as observed in Figure 5(a). Unlike the channel length, the change of the on-off current ratio for the silicon 
thickness was almost constant with the change of the silicon thickness. Comparing with Figure 4(b), the on-
off current ratio can increase to more than 108 even in SiO2 in the case of the silicon thickness of less than 7 
nm even if the channel length is 20 nm. Thus, the change of silicon thickness has a greater influence on the 
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on-off current ratio than the change in the channel length. As known in Figures 4(b) and 5(a), the on-off 
current ratio shows a large change according to the relative permittivity when the relative permittivities of the 
high-k upper and lower gate oxides are 20 or less. Therefore, the on-off current ratio may be stably 
maintained if the high-k gate oxide film having a relative permittivity of 20 or more is used. 
Using the oxide thickness as a parameter, the on-off current ratio according to the change of the 
relative permittivity is shown in Figure 5(b). As the oxide thickness reduces, the on-off current ratio increases 
as shown in Figure 5(b). The smaller the relative permittivity of the high-k gate oxide film is, the more 
sensitive the on-off current ratio is for the change of the oxide film thickness. In particular, in the case of SiO2 with 
a relative permittivity of 3.9, the on-off current ratio decreases from 104 for the oxide thickness 1 nm to about 








Figure 4. Ion/Ioff ratios; (a) with the relative permittivities as parameters, and (b) with channel length as 








Figure 5. Ion/Ioff ratios; (a) with silicon thickness as parameter, and (b) with the high-k oxide thickness as 
parameter for the symmetrical JLDG MOSFET 
 
 
It is very difficult to fabricate an oxide film of less than 1 nm, so a new oxide material must be used. 
Note that the difference of the Ion/Ioff due to the change in the oxide film thickness is to a negligible extent as 
the relative permittivity increases. In particular, in the case of TiO2 with a relative permittivity of 80, the 
change in the on-off current ratio according to the change in the oxide thickness can be almost ignored. As 
such, when a dielectric having a high relative permittivity is used as the gate oxide, the on-off current ratio 
may be increased even if there is the problem of a reduction in the band gap and the band offset to operate as 
the oxide film. 
Figure 6 shows the on-off current ratio according to the arithmetic average for the thicknesses of the 
high-k upper and lower gate oxides when a parameter is the relative permittivity. The relative permittivities 
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corresponding to the points of each graph are indicated, and the results of the curve fitting into abx are shown 
with the line in Figure 6. By the exponential fitting, the relationship of (4) is established between the on-off 























The values of loga and logb are described in Table 1 for the relative permittivity. As can be observed 
in Figure 6, the logarithmic on-off current ratio is linearly proportional to the arithmetic average for the 
thicknesses of the upper and lower gate oxides. It can be found that the on-off current ratio reduces as the 
relative permittivity decreases. Also, the absolute value of logb representing the rate of change of the on-off 
current ratio for the arithmetic average of the high-k oxide thickness reduces with the increasing of the 
relative permittivity as known in Table 1. In the case of SiO2, the absolute value of logb is about six times 
larger than that of TiO2, and the on-off current ratio decreases rapidly as the arithmetic average of the high-k 
upper and lower oxide thickness increases. It can be seen that the SiO2 (𝑘 = 3.9) shows a low on-off current 
ratio of 104 below even with an arithmetic mean of about 1 nm in the simulated conditions. As the relative 
permittivity increases, the changing rate of the logarithmic value of the on-off current ratio for the arithmetic 
average of the oxide thickness decreases; in particular, it is found that the change in the oxide thickness was 
hardly affected in case of TiO2. That is, the on-off current ratio shows less than one-order change when the 
arithmetic average of the high-k upper and lower gate oxide thicknesses varies from 1 nm to 5 nm. Also, it 
can be observed that as the arithmetic mean for the thickness of the high-k upper and lower gate oxide films 





Figure 6. Ion/Ioff ratios for the arithmetic average of the high-k upper and lower gate oxide thicknesses with 
the relative permittivity as parameter 
 
 
Table 1. The values of coefficient a and b for curve fitting function abx 
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4. CONCLUSION 
In this paper, the on-off current ratio of the asymmetrical JLDG MOSFET using the stacked gate 
oxide has been analyzed. The on-off current ratio is the measure of a parasitic current in the subthreshold 
region and affects power dissipation. The threshold voltage was extracted by SD method for on-current 
determination, and the validity of the presented model was proved by comparison with the published paper. 
As the relative permittivity of the high-k oxide increased, the on-off current ratio increased, and the change in 
silicon thickness had a more influence on the on-off current ratio than the channel length. The on-off current 
ratio was saturated when the high-k gate oxide films with a relative permittivity of 20 or more were used in 
the upper and lower. In a DGMOSFET having a channel length 20 nm and a silicon thickness 10 nm, an on-
off current ratio showed about 104 nm in the case of SiO2 when the thickness of the high-k oxide is 1 nm, but 
the on-off current ratio can be increased to 107 or more if a material having a relative permittivity of 20 or 
more is used. The logarithmic on-off current ratio was linearly in proportion to the arithmetic average of the 
high-k upper and lower oxide thicknesses, and the rate of change of the on-off current ratio for the arithmetic 
average increased as the relative permittivity decreased, but the on-off current ratio is reduced significantly 
with decreasing of the relative permittivity. Particularly, it was observed that it was hardly affected by the 
change in the oxide film thickness when TiO2 (k=80) was used as the high-k oxide film. Therefore, a 
reasonable on-off current ratio can be obtained even at the thick gate oxide thickness and the band-offset that 
occurs at the interface of the silicon channel and the high-k dielectric material can be reduced, and interfacial 
nonuniformity may be solved due to the smooth interface between silicon and SiO2 if the gate oxide is 
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